Transforming Electronic Interconnect

Tim Olson – Founder & CTO

Deca Technologies

Changing Form



X-ray images courtesy of Nick Veasey & flickr.com

Changing Form



Sources: Gartner, Statista & IDC

Electronic Interconnect Different industries serving different levels

FOUNDRY

SATS

EMS







Device (Chip Level)

Deca Technologies

Package (1st Level) System (2nd Level)

SATS & EMS images courtesy of Prismark & Chipworks

Electronic Interconnect Chip Level – The SoC (System on a Chip)

FOUNDRY



Device (Chip Level)





Electronic Interconnect Chip Level – The SoC

IP Blocks MCU core(s) Power Mgmt Flash SRAM ADC, DAC NVM



Deca Technologies

Electronic Interconnect ... Different industries, different dimensions



Deca Technologies

... coming from different financial backgrounds



Source: SEC filings from company website

... yet historical supply chain boundaries are blurring





... while costs remain quite different



\diamond

Chip Level Electronic Interconnect

<u>Technology</u>	Typical Geometries	<u>Typical Cost</u>
Digital processor	20 to 28nm	7 ¢ per mm ²
Analog	55 to 130nm	3 ¢ per mm ²
RF	65 to 180nm	2 ¢ per mm ²

<u>1st Level Electronic Interconnect</u> Flip chip CSP packaging Typical Cost 0.7 ¢ per mm²



2nd Level Electronic Interconnect

10 layer Smartphone motherboard

Typical Cost 0.4 ¢ per mm²



What if ? ... the functional blocks of an SoC



... were disintegrated



... and re-integrated in a new way



Deca Technologies

... and re-integrated in a new way



Deca Technologies

... utilizing fan-out technology to connect functional blocks



... routing across mold compound to create a wafer level SoC

Deca Technologies Transforming Electronic Interconnect

... defining the wafer level SoC

Wafer Level SoC **noun** \'wā-fər\ \'le-vəl\ \'sis-təm\ \'on, 'än\ \'ā\ \'chip\

: a group of individual semiconductor functional blocks arranged in close proximity within mold compound allowing wafer level electronic interconnect to extend beyond the bounds of silicon creating system on a chip functionality



Deca Technologies Transforming Electronic Interconnect

... defining the wafer level SoC

Wafer Level Soc noun \'wā-fər\ \'le-vəl\ \'sis-təm\ \'on, 'än\ \'ā\ \'chip\

: a group of individual semiconductor functional blocks arranged in close proximity within mold compound allowing wafer level electronic interconnect to extend beyond the bounds of silicon creating system on a chip functionality



... it all comes down to cost, can fan-out deliver?



Technology Cost Comparison

Deca Technologies

... overcoming the greatest barrier, capital cost

Chip attach cost breakthrough

Die placement at high speed with a low cost of capital







Wafer fab cost breakthrough

Wafers fabricated on non-fab capital equipment

Inspired by

SUNPOWER

Solar wafer fab manufacturing

Deca Technologies



... with advanced lithography capability for wafer level SoCs



Fabricated in 300mm round or larger square panel formats

Planar surface enables lithography below 1µm feature size

Deca Technologies Transforming Electronic Interconnect

... might fan-out technology reshape our future?



with the possibility to....

Create wafer level SoCs with optimized functional blocks Slash SoC development time by an order of magnitude Cut product development cost by factors Enable ever higher levels of system integration

Deca Technologies Transforming Electronic Interconnect

... in summary



We hold the power in our hands

... to transform electronic interconnect



... and create the wafer level SoC of tomorrow



Deca Technologies



Transforming Electronic Interconnect

Thank You

Acknowledgements

The author would like to express his appreciation to Lakshmi Bora & Suresh Jayaraman of Deca Technologies and Dr. Ali Keshavarzi of Cypress Semiconductor for their technical contributions