

Changing Market Requirements Bring New Challenges and Opportunities

Herb Reiter

eda**2**asic Consulting, Inc

herb@eda2asic.com (408) 981 5831

MEPTEC* Luncheon, February 13, 2019

*: **M**icro**E**lectronics **P**ackaging and **T**est **E**ngineering **C**ouncil

Introduction

Key Market Data and Requirements


Multi-die ICs and Advanced Packaging

EDA Tools, Flows and Libraries

Summary

Herb Reiter's Alliance Management Work

- EDA:** Synplicity
Mentor Graphics
Berkeley DA
Handshake Solutions
CiraNova
ReShape
Flomerics
Gradient DA
Takumi
Mephisto DA
- IP:** S3 Group
GDA Techology
- Adv. Packaging**
GSA, SEMATECH,
Si², ESD Alliance,
Xperi, [3D InCites](#)
- SOI:** Soitec
SOI Consortium
Innovative Silicon
- Equipment:** Hitachi SEMs



eda2asic Consulting
18 years, promoting
• EDA Tools
• Semiconductor IP
• Adv. IC Packaging

1980 →

ASIC Technologies
18 years
• National Semiconductor
• VLSI Technology

EDA Tools
5 years
• ViewLogic
• Synopsys
• Barcelona Design

Fabless Biz Model

→ IDMs


NSC: MMI, DATA I/O, Prolog,
Structured Design

Motorola, Daisy,
Mentor, Valid


VLSI: Philips,
ARM, ES2, EM,
ZMD Dresden,
IBM Endicott,
Canal+ in France

TSMC, UMC, Chartered // IBM, TI, LSI, Lucent, Fujitsu, NEC, Toshiba, Mitsubishi

Herb's 25 Years in the ASIC Business



CHANGE is the only thing constant in our industry !



Introduction

Key Market Trends

Multi-die ICs and Advanced Packaging

EDA Tools, Flows and Libraries

Summary

Major Market Segments demanding Electronic System Solutions

Communication/5G, Computing, Industrial, Consumer/VR/AR, IoT, Automotive, Mil/Aero, ...

Electronic System Vendors

Samsung, Apple, Dell, Lenovo, Huawei, BBK, HP, LG, WD

Semiconductor Vendors

Samsung, Intel, SK Hynix, Micron, Qualcomm, Broadcom, TI, Toshiba, WD, NXP

Wafer Fabs

TSMC, GF, UMC, Samsung, SMIC,...

OSATs

ASE, Amkor, JCET, ...

Semiconductor IP & EDA

ARM, SNPS, CDNS, Mentor,...

IC Design Services


eSilicon, Open Silicon,...


Materials and Equipment for Manufacturing, Metrology and Test

DowDupont, 3M, BASF, Henkel, ... // AMAT, TEL, LAM, EVG, ... // KLA, Nanometrics, ... // Advantest, ...

**Streamlining of ECOSYSTEM-wide cooperation is needed to create attractively-priced electronic products
AND decent profit margins!!!**

Following Moore's Law Costs Time and Money





Source: IC Insights

https://www.eetimes.com/document.asp?doc_id=1334240&_mc=RSS_EET_EDT&utm_source=newsletter&utm_campaign=link&utm_medium=EETimesDaily-20190125


Gartner's Revenue Growth Forecast Through 2022

2022 Semiconductor Revenue

Share of Total Revenue

2017 to 2022 Growth


Share of Total Growth



Growth shifting toward commercial applications!



(Presented by Bob Johnson at ISS2019, updated Q4, 2018)

IC End-Use Markets (\$B) and Growth Rates



Lower unit volume per design and HETEROGENEOUS FUNCTIONS

Availability of Heterogeneous Functions



SoC Process extensions for HETEROGENEOUS integration are always 2, 3 or more nodes behind Digital Logic !

Source: TSMC Booth at DAC 53 in Austin, June 2016

Source: The Economist, Dec 1, 2018

This headline article is at:

<https://www.economist.com/leaders/2018/12/01/chip-wars-china-america-and-silicon-supremacy>

This article looks at history, outlines our current challenges with China and suggests:

- **Work with allies to push back on unfair practices**
- **Foster domestic innovation**
- **Prepare for a world with pervasive and powerful Chinese chips**



Chip wars

America, China and silicon supremacy




Customers Demand System-level Solutions



OLD: Technology Driven


Selling Components (Cost Focus)



IC -> Pkg -> Board -> Rack -> SYSTEM

NEW: Applications Driven

Selling valuable SYSTEM Building Blocks



Application-specific requirements drive supply chain

Source: **Stanford** | SystemX Alliance

Market Requirements are Changing Significantly

CRITERIA	Traditional, technology driven	New, applications driven
Revenue Drivers	Few: PCs, Laptops, Smartphones	Many, Diverse: IoT, 5G, AI, Auto, FHE,...
Updating Flexibility	Only Software Updates practical	System Upgrades → H/W Updates Too
Typical Life-time Volume	100,000s to Many Millions	100s to 100,000s, Rarely More
Functionality	Primarily Logic and RAM	Logic, RAM, NVM, RF, MEMS, Sensors
Formfactor / Power Diss.	Small / Low	Smaller / Very Low, Energy Harvesting
NRE / Time / Manpower	~500,000,000 / 1-3 Yrs / 200+ Eng.	< Million / Months / 5-10 people
Unit Cost Sensitivity	VERY HIGH, Cost -driven	MUCH LOWER, Value -driven
Standards Support	Established Worldwide	Emerging, Regional, Appl. Specific
Ecosystem/User Experience	Mature / Well Trained Users	Emerging / Education Needed

Machine
Design.**TODAY**

FEBRUARY 6, 2019




Opportunities for :

- Logic
- Memory
- Misc sensors
- Actuators
- ADCs / DACs
- Displays & drivers
- Several radios
- LEDs & drivers
- Power electronics
- OFF-THE SHELF AND CUSTOM IC PACKAGES

https://www.machinedesign.com/motion-control/could-5g-be-missing-puzzle-piece-self-driving-cars?NL=MACD-001&Issue=MACD-001_20190206_MACD-001_515&sfvc4enews=42&cl=article_1_b&utm_rid=CPG05000000219930&utm_campaign=23153&utm_medium=email&elq2=37acfbdb8bf8a410d971c464e65b3b678

Digital Functions **Heterogeneous Functions** PACKAGING ALTERNATIVES

Examples for “Re-Integration” Towards IDMs



Introduction

Key Market Data and Requirements

Multi-die ICs and Advanced Packaging

EDA Tools, Flows and Libraries

Summary

Lower
System
COST

Smaller
FORM-
FACTOR



Higher
PERFORMANCE
per WATT


BUT:
PI & HEAT
MANAGEMENT

System-level Solutions in a Package



SOURCE: Electronic Design Article, Part 1, Sept 2018 “Path to Systems: Opportunities and Challenges for Next-Gen Semiconductor Integration”

<https://www.electronicdesign.com/embedded-revolution/path-systems-opportunities-and-challenges-next-gen-semiconductor-integration>



Second generation of TSMC’s Integrated Fan Out (InFO) Packaging for the Apple A11 processor for the iPhone X

SOURCE: YOLE Newsletter, February 2018



HIGH DENSITY AND HIGH BANDWIDTH CHIP-TO-CHIP CONNECTIONS WITH 20µm PITCH FLIP-CHIP ON FAN-OUT WAFER LEVEL PACKAGE

IMEC Paper at IWLPC 2018

Value creation moves from single-die ICs to multi-die advanced packages !!! WHY? Heterogeneous Functions, NRE, Unit Cost, Performance/Watt, Form-factor, Reliability,...

2D-SoCs

- “That’s how we always designed ICs”, **BUT**
 - *NRE’s are exploding*
 - *Time to Market => Years*
 - *Mixing heterogeneous functions extremely costly*
 - *Bug fixes very expensive*
 - *Reliability @ $\leq 7\text{nm}$*
 - *IP availability & cost*
 - *Sole source Si supply*
 - *Customization difficult*
 - *Design reuse difficult*

2.5D-ICs

- Lower total power
- Enables modularity
- Mostly: Logic & HBM, **BUT**
 - *Si Interposer: \$\$, $\leq 20\text{ cm}^2$*
 - *Thin die warpage, stress*
 - *Organic I/Po \rightarrow larger L/S*
 - *Glass I/Po still not mature*
 - *TSVs processing & area: \$\$*
 - *Thermal management*
 - *Interaction between dies*
 - *Power and Signal Integrity*

3D-ICs


- Lowest total power
- Unlimited B/W, **BUT:**
 - *Primary use memories*
 - **Thermal management**
 - *Interaction between dies*
 - *W-2-W \rightarrow same die size*
 - *Testability, redundancy*
 - *Yield management*
 - *Vertical bus standards*
 - *NO planning, design & verification tools yet*
 - *Monolithic 3D for logic ?*

Also: Design and Manufacturing of Wafer and Panel-level single and multi-die packaging is rapidly maturing!
 Announced WLP/PLP platforms: TSMC’s InFO // Samsung’s ePLP // Nepes’ RCP // Shinko’s MCeP

Two Decades of Direct Bonding Proliferation

ZiBond® Direct Bonding
Direct Bond w/o Interconnect

DBI® Hybrid Bonding
Direct Bond w/ Interconnect



Significantly Improved Thermal Management

Courtesy of Javi DeLa Cruz, Xperi

Wide Range of 2.5/3D-IC Applications Using Hybrid Bonding



TSV interposer

Silicon Interposer
CoWoS

TSV

3D Stacked memory

TSV + Hybrid Bonding

3D SoC

With Or Without TSV

Hybrid Bonding

With substrate

RDL interposer
FOCoS
SWIFT

Without TSV

Without substrate

InFO
SLIT

Embedded in substrate

i-THOP
FC-EIC
EMIB


TGV

FUJITSU
G-ALCS


DBI[®] Die-to-Wafer Readiness

- ▶ Some devices do not lend themselves well to wafer-to-wafer bonding
- ▶ Throughput 10x faster than TCB
- ▶ Only viable way to achieve 16-high HBM3 stacks with height restriction
- ▶ Production ready process available for tech-transfer


2-die, 3-die and 4-die
Stacks on host wafer




20-die stack
on host wafer



Cross-section of
20-die stack




Data Rate Trends in Gbps per Pin




- Data rate of high-speed channel in DRAM is continuously increasing for higher bandwidth
- Maintaining signal integrity in the high-speed channel is crucial for higher data bandwidth

Apple's iPad Pro with A12X Applications Processor

Passives, Passives, Passives and a few ICs




5G, Lidar,... Need High Frequency IC Packaging Materials



**INSERTION LOSS
diminishes signals
and heats up IC**

UC Austin's Professor Heath highlighting the high frequencies needed for 5G technology. DesignCon 2019

Heterogeneous Integration of CHIPLETs (“LEGO Blocks”)



AND: Resistors, Capacitors, Inductors,
Image/ Temp / Pressure / Vibration Sensors,
Batteries, Energy Harvesters, ...

Assembly & Test Houses have an inherent advantage (vs Fabs) when a mix of dies from multiple foundries is needed!

Introduction

Key Market Data and Requirements


Multi-die ICs and Advanced Packaging


EDA Tools, Flows and Libraries

Summary

Importance of EDA Tools, Design Flows, PDKs & ADKs

- EDA Tools & Flows and Encrypted PDKs & ADKs enable – versus 2D SoCs:
- ✓ Higher Design Productivity
- ✓ Tighter Design Margins
- ✓ Better Testability
- ✓ First Time Success
- ✓ Lower Development Cost
- ✓ Shorter Time to Market
- ✓ Better Reliability
- ✓ Faster Production Ramps
- ✓ Higher Production Yields
- ✓ Lower Unit Cost
- ✓ Higher Profits
- ✓ Easier IP & Design Reuse






ACCURATE materials characterization and modeling → ACCURATE simulation results

EDA and Packaging experts develop jointly – with customer(s) inputs:


- **Die – Package – Board bi-directional Reference Design Flow:**

- Recommends tools for design planning, implementation and verification steps for multi-die ICs
- Describes hand-off criteria from designers to manufacturing partner's assembly and test team
- Outlines logistics and inputs needed for wafer-probe, interim and final test
- Suggests how and who to cooperate with in EDA as well as at the assembly and test partner(s)
- Lists additional info sources: Web-pointers, industry standards, white papers, books, ...
- Describes best practices for data exchange between die(s) and package; encourages CO-design



Maturity of design & manufacturing steps influences when to automate which design step(s) !

Multi-die IC EcoSystem Cooperation (1)



No more trial & error prototyping loops → → → Iterations are moving to the design space!

ANSYS Chip Package System Eco System for Power/Thermal/Signal Integrity : Reproducing Silicon/System Validation Environment

HFSS 3DLayout **SIwave**

System Design Parasitic Extraction

Icepak

Chip & Package Aware HTC Generation

ANSYS Mechanical

Interconnect Joule Heating Generation



System Aware Chip Power Integrity **Chip Aware System Power Integrity** **Chip & System Level Signal Integrity** **CPS Thermal Aware Reliability Analysis**

RedHawk-CPA

Chip&PKG Co-analysis & Visualization

ANSYS CMA

Full PDN CPM Generation & Simulation

ANSYS CSM

Full Chip IO Model Generation & Simulation

RedHawk-CTA (Fasttherm for Self-Heating)

- . System & chip aware package thermal analysis
- . CPS thermal aware power EM
- . CPS thermal aware self-heating with wire & device temperature

Package Thermal Profile Generation

ProfilePower

For Early Stage CPM


PowerArtist

RTL Power Estimation & Optimization

Standalone CTA

IC/Interposer/Package/PCB Cross-Domain Solution System Planning

Assembly, Planning, and Optimization Level




Implementation Level

Courtesy of Bill Acito and John Park, Cadence Design Systems

<https://www.3dincites.com/2018/11/eda-design-tools-flows-targeting-wlp-featured-at-iwlpc-2018/>


Mentor current design flow for Advanced Packaging




Courtesy of Keith Felton from Mentor, A Siemens Business

<https://www.3dincites.com/2018/11/eda-design-tools-flows-targeting-wlp-featured-at-iwllpc-2018/>


Multi-die IC EcoSystem Cooperation (2)




Multi-die IC EcoSystem Cooperation (2)



Multi-die IC EcoSystem Cooperation (2)



Multi-die IC EcoSystem Cooperation (2)



OSATs need to expand relationships with multiple

- CMOS, GaAs, SiGe, SiC, InP, GaN, SOI,... advanced and traditional wafer foundries
- **CHIPLET** sources to integrate die-level IP building blocks into multi-die ICs
- MEMS and Sensors suppliers as well as **wafer-probe & test experts**
- Interposer suppliers (silicon, organic, high-res Si) and low-cost litho for substrate
- Miniature passives (RLC) suppliers and Flexible Hybrid Electronics (FHE) partners
- EDA vendors to
 - model and encrypt your materials and equipment capabilities for ADK
 - develop reference design flows for your off-the-shelf platforms
 - **improve IC test programs, self-test capability, built-in redundancy**
 - **utilize Software as a Service (SaaS) business model = rent EDA tools by the minute**

Flexible Hybrid Electronics (FHE) and Medical Wearables



Introduction

Key Market Data and Requirements

Multi-die ICs and Advanced Packaging

EDA Tools, Flows and Libraries

Summary

- **50+ years of following Moore's Law has reached many economical and technical limits**
- **% growth and margins of smartphones are declining → no longer innovation drivers**
- **Lower volume, customer specific solutions offer higher value and better profit margins**
- **Closer and structured supply chain cooperation is needed to meet customer requirements**
- **Designers, Wafer-fabs, Assembly & Test Houses (OSATs) need to become equal partners**
- **Multi-die ICs offer modularity, enable heterogeneous integration, lower NRE & risk**
- **Multi-die ICs increase Performance/Watt, but power density & thermal challenges increase**
- **Study system requirements; leverage your core competence; offer unique solutions**

It's not the strongest of the species that survives, nor the most intelligent. It is the one that is most adaptable to change.

Charles Darwin



~1900: Ford designed and manufactured **every Model T component** and assembled all the pieces in house

~2000: Ford's eco-system partners design and mass-produce most of the Ford Focus components!




Ford designs and manufactures **ONLY core components** and assembles / markets / sells the final product.

The Semiconductor Ecosystem is likely to develop in a very similar way --- in the next few decades !
→ Leveraging modularity, flexibility, \$ savings, time to profit...

100
Years






F



Technology AND Business Model = SUCCESS

HETEROGENEOUS Functions → Multi-die IC

APPLICATIONS drive the requirements



Walk the fine line between COST & REL with EDA

It's COMPLICATED

Nobody spends an annual salary on a car any more

Thank You !

BEFORE deciding your 2019 strategy, please click here and read:

- Brian Bailey's "Chip Dis-Integration" at <https://semiengineering.com/chip-dis-integration/>
- Ed Sperling's "Advanced Packaging Confusion" at <https://semiengineering.com/advanced-packaging-confusion/>
- Mark LaPedus' "Extending the IC Roadmap" with An Steegen's comments at <https://semiengineering.com/extending-the-ic-roadmap/>
- *Brian Bailey's "Design for Advanced Packaging" at <https://semiengineering.com/design-for-advanced-packaging/>*
- Herb Reiter's "The Great Divide Between Semiconductor Design and Manufacturing" <https://www.3dincites.com/2016/08/the-great-divide-between-semiconductor-design-and-manufacturing/>